RTL VHDL Behavioral VHDL Test Generator Behavioral VHDL Simulator VHDL Simulator Switch Level

نویسندگان

  • Naren Narasimhan
  • Ravi Kalyanaraman
  • Ranga Vemuri
چکیده

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Designing from VHDL Behavioral Description to FPGA Implementation

ion level Simulation time VHDL code sizeBehavioral3 sec.84High RTL6 sec.236Synthesizable RTL8 sec.321Gate level170 sec.727Test bench le|136Table 1: The comparison of VHDL descriptions of the design on the di erent ab-straction levels.Synthesis[min] 12Area [gates]216Max. Delay [ns] 48,3Table 2: Some character...

متن کامل

Behavioral Modeling and Simulation of Semiconductor Devices and Circuits Using VHDL-AMS

During the past few years, a lot of work has been done on behavioral models and simulation tools. But a need for modeling strategy still remains. The VHDL-AMS language supports the description of analog electronic circuits using Ordinary Differential Algebraic Equations (ODAEs), in addition to its support for describing discrete-event systems. For VHDL-AMS to be useful to the analog design ...

متن کامل

Specification of Control Flow Properties for Verification of Synthesized VHDL Designs

Behavioral speciications in VHDL contain multiple communicating processes. Register level designs synthesized from these speciications contain a data path represented as a netlist and a controller consisting of multiple communicating synchronous nite state machines. These nite state machines together implement the control ow speciied in and implied by the behavioral speciication in VHDL. This p...

متن کامل

Design procedure based on VHDL language transformations

One of the major problems within the VHDL based behavioral synthesis is to start the design on higher abstraction level than the register transfer level (RTL). VHDL semantics was designed strictly for simulation, therefore it was not considered as high-level synthesis language. A novel synthesis procedure was developed, which uses the methodology of high level synthesis. It starts from an abstr...

متن کامل

Analyzing Performance of VHDL-AMS for Switch Level Modeling and Simulation

VHDL-AMS (IEEE 1076.1-1999), an extension to the VHDL, is considered to be a unified language for digital analog, mixed-signal modeling [1],[2]. Although traditionally AMS language is commonly used for behavioral modeling, in this paper special emphasis is given to modeling of mosfet based devices at switch level. We have analyzed VHDL-AMS for switch level modeling on basis of accuracy and resp...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1996